

Short Term Training Program on "VLSI Digital Design using EDA Tools"

March 3rd - 5th, 2025 (OFFLINE)

About the STTP

This training offers a focused, hands-on learning experience in Synopsys EDA tool understanding RTL design flow from synthesizable RTL code with constraints, Floor planning and Power Planning, Placement, CTS and Routing, STA, DRC, LVS and DFM. Hands on Lab session will help the participants to explore the RTL design flow using Synopsys EDA tool.

Course Content

- An Insight :RTL to GDSII design flow using Synopsys EDA tools
- Simulation and Synthesis of RTL Codes Synopsys EDA tool
- Timing and Power analysis of digital circuits Synopsys EDA tool
- Digital Design Verification QuestaSim

Resource Persons

- Industry Experts from Edveon technologies Pvt Ltd, Chennai
- Dr Jagannadha Naidu K, Associate Professor, VIT Vellore
- VLSI faculty team of ECE department-BSACIST

Key Takeaway

- Hands on Experience RTL to GDS Flow Synopsis EDA tool
- Digital Design Verification Methodologies

Contact Details

Email: anusooya@crescent.education Dr.V.Jean Shilpa (+91 9655537103)

About the Institute

E. S. Alder Anhuman Craccene Institute of Science and Technology is a reasoned Dourly (seatership) Institution Insorted of Colonom Jacobs 248. A substitution in an officer accent is a sub-for accentation of the strength of the strength

About the department

The Department of Electronics and Communication Engineering was statistichted in the year 1994. It offers undergraduate program B. Tech-Electronics and Communication Engineering. Bitech - Electronics and Computer Engineering and Postgraduate programme M. Tech VISI and Embedded systems and PhD. Find time / Part time). The department has an optimum bland of staff members with Research & Development, Industrial and Academic experience. The department has execution infrastructure with 34 lobarchies with all matures and than 10 million and Academic experience. The department has execution infrastructure with 34 lobarchies with all matures and than 10 million and Academic experience.

Target Audience

Engineering Students (UG/PG) Research Scholars in VLSI domains Faculty Members Industry Professionals

Online payment details:Internet banking Beneficiary Name: B.S.Abdur Rahman

Crescent Institute of Science and Technology Bank Name: INDIAN OVERSEAS, Branch : Vandalur, BANK A/C No. : 165702000000786 IFSC Code: I0BA0001657 est Dote for Registration. February 28, 2025

Conveners and Coordinators

Convener

Dr.C. Tharini, Dean/SECS Dr.G.Kannan, HoD/ECE

Co-convener

Dr.P.K.Jawahar, Professor/ECE

Coordinators

Dr.V.Jean Shilpa, Asso Prof/ECE Dr S Anusooya, AP(Sel.Gr)/ECE

REGISTRATION FEE: RS.1000/-



Scan Me Intos://forms.gle/JRPeTz64G4Jb1mv46